Please type a plus sign (+) inside this box \rightarrow $+$	PTO/SB/05 (4/98) Approved for use through 09/30/2000. OMB 0651-0032 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE respond to a collection of information unless it displays a valid OMB control number
	Attorney Docket No. T2147–906625
UTILITY PATENT APPLICATION	First Inventor or Application Identifier Patrick LE QUERE
TRANSMITTAL	Title Architecture of an Encryption Circuit Implementing Various Types of Encrypti
(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))	Express Mail Label No. Algorithms
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents	Assistant Commissioner for Patents ADDRESS TO: Box Patent Application Washington, DC 20231
1. X * Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing) 2. X Specification [Total Pages 11 (preferred arrangement set forth below) - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure 3. X Drawing(s) (35 U.S.C. 113) [Total Sheets 1 (FORMAL) 4. Oath or Declaration [Total Pages 3] - Abstract of the Disclosure [Total Pages 3] - Abstract of the Disclosure [Total Pages 3] - Abstract of the Disclosure [Total Pages 3] - Description of Inventorical properties [Total Pages 3] - Description o	5. Microfiche Computer Program (Appendix) 6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. Computer Readable Copy b. Paper Copy (identical to computer copy) c. Statement verifying identity of above copies ACCOMPANYING APPLICATION PARTS 7. X Assignment Papers (cover sheet & document(s)) 8. 37 C.F.R.§3.73(b) Statement Power of (when there is an assignee) 9. X English Translation Document (if applicable) 10. X Information Disclosure 11. X Preliminary Amendment 12. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 13. Statement(s) 14. Certified Copy of Priority Document(s)
inventor(s) named in the prior application (see 37 C.F.R. §§ 1.63(d)(2) and 1.3 FINOTE FOR ITEMS 1.8.13: IN ORDER TO BE ENTITLED TO PAY SMALL FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EIF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.27).	Odher: Verification_of_Translator Claim for Priority
Continuation Divisional Continuation-in- Prior application information: Examiner For CONTINUATION or DIVISIONAL APPS only: The entire discluder Box 4b, is considered a part of the disclosure of the according to the continuation of the according to the accordin	and supply the requisite information below and in a preliminary amendment: part (CIP) of prior application No: Group / Art Unit: osure of the prior application, from which an oath or declaration is supplied appanying continuation or divisional application and is hereby incorporated by ortion has been inadvertently omitted from the submitted application parts.

Custom	er Number or Bar Code Label (Insert	Customer No. or Att	ach bar code label here)	or 🗵 (Correspondence address below
.,	Edward J. Kondrac	ki			
Name	MILES & STOCKBRID	GE P.C.			
Address	1751 Pinnacle Dri	ve – Suite	: 500		
		····	······································		· · · · · · · · · · · · · · · · · · ·
City	McLean	State	VA	Zip Code	22102-3833
Country	U.S.	Telephone	703/903-9000	Fax	703/610-8686
Nama /	Edward J. Ko	ondracki	Registration No. (4	Homew/Agent)	20,604

17. CORRESPONDENCE ADDRESS

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the in-dividual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent a nd Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

Registration No. (Attorney/Agent)

Date

Nov. 7, 2000

Name (Print/Type)

PTO/SB/17 (09-00)

Under the Paperwork Reduction Act of 1995, no persons are requ	red to r	US P	Patent and Tra	ademark	for use through 1 Office, U.S. DEP inless it displays :	ARTMENT (OF COMMERCE
/					if Known		S. Horriber
FEE TRANSMITTA	L	Application	Number	<u> </u>			
for EV 2004		Filing Date		Morz	ember 7,	2000	
for FY 2001		First Named	dimentor		rick LE (
				rat	IICK LE (QUEKE	
Patent fees are subject to annual revision.		Examiner N					
TOTAL AMOUNT OF PAYMENT (\$) 750.00		Group Art U					****
TOTAL AMOUNT OF PAYMENT (\$) 750.00		Attorney Do	cket No.	T214	7–906625		
METHOD OF PAYMENT	<u> </u>		FEE CA	LCULA	TION (continu	ued)	
1. The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to		DDITIONAL					
Deposit	Fee		Fee	Fee	Description		Fee Paid
Account Number 501165	105	ie (\$) Code 130 205 (filing fee or oath		1001414
Deposit Account MILES & STOCKBRIDGE P.C.	ı			-	_		
Name DIOCKBRIDGE 1.C.	127	50 227	25 Surchai cover si		provisional filing f	ee or	<u> </u>
Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17	139	130 139 1	30 Non-En	glish spec	cification		
Applicant claims small entity status.	147	2,520 147 2,5	520 For film	g a reque	est for ex parte ree	examınatıon	
See 37 CFR 1 27 2. Payment Enclosed:	112	920* 112 9		ting publi er action	cation of SIR prio	r to	
Money M	113	1,840* 113 1	,840* Reques	ting publi	cation of SIR afte	r	
Check Credit card Order Other		440 045		er action			
FEE CALCULATION	115 116	110 215 5 390 216 19			oly within first moi oly within second i		
1. BASIC FILING FEE	117	890 217 44			ly within third mo		
Large Entity Small Entity Fee Fee Fee Fee Description		1,390 218 69			ly within fourth m		
Code (\$) Code (\$) Fee Paid	128	1,890 228 94			ly within fifth mon		
101 710 201 355 Utility filing fee 710 106 320 206 160 Design filing fee	119	310 219 15		of Appeal			
106 320 206 160 Design filing fee 107 490 207 245 Plant filing fee	120	310 220 15	55 Filing a	brief in st	upport of an appea	al	
108 710 208 355 Reissue filing fee	121	270 221 13	35 Reques	t for oral h	nearing		
114 150 214 75 Provisional filing fee	1	1,510 138 1,5		to institut	e a public use pro	oceeding	
SUBTOTAL (1) (\$) 710.00	140			to revive	- unavoidable		
2. EXTRA CLAIM FEES		1,240 241 62			- unintentional	ŀ	
Fee from	142	1,240 242 62 440 243 22	•	sue ree (c ssue fee	or reissue)		
Extra Claims below Fee Paid Total Claims 20 -20** = 0 X =	144	600 244 30	_				
Independent Claims - 3** = 0 X ==	122	130 122 13	30 Petitions	to the C	ommissioner		
Multiple Dependent	123	50 123 5	50 Petitions	related t	o provisional appl	lications]
Lorge Entitle 9 U.S. W	126	240 126 24	0 Submiss	ion of Inf	ormation Disclosu	ıre Stmt]
Large Entity Small Entity Fee Fee Fee Fee Fee Description Code (\$) Code (\$)	581	40 581 4			atent assignment umber of properti		40
103 18 203 9 Claims in excess of 20	146	710 246 3		submissio	on after final rejec	tion	
102 80 202 40 Independent claims in excess of 3 104 270 204 135 Multiple dependent claim, if not paid	149	710 249 3	55 For each	h addition	ial invention to be R § 1 129(b))		
109 80 209 40 ** Reissue independent claims over original patent	179	710 279 3			inued Examinatio	n (RCE)	
110 18 210 9 ** Reissue claims in excess of 20 and over original patent	169	900 169 90		for expe	dited examınatıor catıon	, [
SUBTOTAL (2) (\$)	Other	fee (specify)				<u> </u>	
**or number previously paid, if greater, For Reissues, see above	Redu	ced by Basic Fili	ing Fee Paid	S	SUBTOTAL (3)	(\$)40.	00
SUBMITTED BY					Complete (if appli	cable)	=
Name (PnntlType) Edward J. Kondracki	F	Registration No Attorney/Agent)	20,6	04		3/903-	-9000
Name (PantiType) Edward J. Kondracki Signature) • ''		1 .,,		Date No		2000

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Washington, DC 20231.

Docket: T2147-906625

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of :

Patrick LEQUERE

: Examiner:

Group Art Unit:

Serial No.:

Filed: Concurrently Herewith

:

For: Architecture of an encryption Circuit Implementing Various Types of

Encryption Algorithms Simultaneously:

Without a Loss of Performance

: McLean, Virginia

November 7, 2000

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Please amend the subject application, filed concurrently herewith, as indicated below:

IN THE SPECIFICATION:

On page 1, after the title and before the first paragraph on page 1, insert the following heading at the left-hand margin: --Field of the Invention--;

Page 1, after line 12, before the paragraph "The increased need..." insert the following heading at the left-hand margin: --Description of Related Art--;

Page 1, after line 22, before the paragraph "The object of the..." insert the following heading at the left-hand margin: --Summary of the Invention--;

Page 1, line 27, after "host" insert --computer--;

Line 27, delete "by a computing machine".

Page 2, line 3, before "making" insert --for--;

2

3

4

5

6

7

8

Page 2, line 4, after "and" insert --for--;

Page 2, after line 22, and before "Other advantages and" insert the following heading at the left-hand margin: --Brief Description of the Drawings--;

Page 2, after line 25, and before "For simplicity's sake,..." insert the following heading at the left-hand margin: -- Description of the Preferred

Embodiments--;

Page 7, after line 14, insert the following new paragraph:

--While this invention has been described in conjunction with specific embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the preferred embodiments of the invention as set forth herein, are intended to be illustrative, not limiting.

Various changes may be made without departing from the true spirit and full scope of the invention as set forth herein and defined in the claims.--

IN THE CLAIMS:

Please cancel Claims 1-13 in their entirety and without prejudice.

Please substitute the following claims.

- 15. An encryption circuit (1) for simultaneously processing various encryption algorithms, the circuit adapted to be coupled with a host computer system (HS), characterized in that the circuit comprises:
- an input/output module (2), for handling data exchanges between the host system (HS) and the circuit (1) via a dedicated bus (PCI),
- an encryption module (3) coupled with the input/output module (2) said encryption module controlling encryption and decryption operations, as well as storage of all sensitive information (1) of the circuit; and

• - isolation means (4) between the input/output module (2) and the encryption
module (3), for making the sensitive information stored in the encryption module (3)
inaccessible to the host system (HS) and for ensuring the parallelism of the operations
performed by the input/output module (2) and the encryption module (3).

- 16. An encryption circuit according to claim 15, characterized in that the isolation means (4) of the circuit (1) comprises a double-port memory (4).
- 17. An encryption circuit according to claim 15 wherein this isolation means (4) comprises a double port memory coupled between the input/output module (2) and the encryption module (3), the dual-port memory (4) being coupled to a first bus and adapted to simultaneously handle the exchange of data, commands and statuses between the input/output and encryption modules (2 and 3), and isolation between the two modules (2 and 3).
- 18. An encryption circuit is set forth in claim 15, characterized in that the encryption module (3) comprises:
- a first encryption sub-module (3₁), dedicated to the processing of symmetric encryption algorithms, and being coupled with the first bus of the dual port memory (4);
- a second encryption sub-module (3₂), dedicated to the processing of asymmetric encryption algorithms (40) and being coupled with the first bus of the dual-port memory (4) and including a separate internal second bus isolated from the first bus of the dual-port memory (4); and

10	- a CMOS memory (11) coupled with the dual-port memory (4) via the first
11	bus of the dual-port memory containing the encryption keys.
1	19. An encryption circuit as set forth in claim 16, characterized in that the
2	encryption modules (3) comprises:
3	- a first encryption sub-module (3 ₁), dedicated to the processing of symmetric
4	encryption algorithms, and being coupled with the first bus of the dual port memory
5	(4);
6	- a second encryption sub-module (3 ₂), dedicated to the processing of
7	asymmetric encryption algorithms (40) and being coupled with the first bus of the
8	dual-port memory (4) and including a separate internal second bus isolated from the
9	first bus of the dual-port memory (4); and
10	- a CMOS memory (11) coupled with the dual-port memory (4) via the first
11	bus of the dual-port memory containing the encryption keys.
1	20. An encryption circuit as set forth in claim 17, characterized in that the
2	encryption module (3) comprises:
3	- a first encryption sub-module (3 ₁), dedicated to the processing of symmetric
4	encryption algorithms, and being coupled with the first bus of the dual port memory
5	(4);
6	- a second encryption sub-module (3 ₂), dedicated to the processing of
7	asymmetric encryption algorithms (40) and being coupled with the first bus of the
8	dual-port memory (4) and including a separate internal second bus isolated from the
9	first bus of the dual-port memory (4); and
10	- a CMOS memory (11) coupled with the dual-port memory (4) via the first

bus of the dual-port memory containing the encryption keys.

• 21. an encryption circuit according to claim 18, characterized in that the first
encryption sub-module (3 ₁) comprises an encryption component (9) coupled with the
dual-port memory (4) via the first bus of the memory (4), comprising various
encryption automata, respectively dedicated to the processing of symmetric
encryption algorithms, and in that the second encryption sub-module (32) comprises at
least two encryption processors (101 and 102), respectively dedicated tot he processing
of asymmetric encryption algorithms, coupled with the encryption module (9) via the
internal second bus of the second sub-module (3_2) and a bus isolator (14) for isolating
the second bus from the first bus of the dual port memory.

- 22. An encryption circuit according to claim 21, characterized in that the encryption processors (10_1 and 10_2) of the encryption module (30 are of the CIP type.
- 23. An encryption circuit according to claim 21, characterized in that one (10_1) of the two encryption processors $(10_1$ and $10_2)$ is of the CIP type, and in that the other (10_2) of the two encryption processors is of the ACE type.
- 24. An encryption circuit according to claim 21, characterized in that one of the two encryption processor (10₂) is of the ACE type comprising a field programmable gate array (FPGA).
- 25. An encryption circuit according to claim 24, characterized in that the encryption component (9) is of the SCE type.

1	' 26. 'An encryption circuit according to claim 25, characterized in that the
2	encryption component (9) comprises a field programmable array (FPGA).
1	27. An encryption circuit according to claim 26, characterized in that the
2	second encryption sub-module (32) comprises a flash memory PROM (12) and an
3	SRAM memory (13) coupled with the second internal bus of the sub-module (3 ₂).
1	28. An encryption circuit according to claim 21, further comprising a CMOS
2	memory (11) containing security keys and security mechanisms (15) adapted to
3	trigger a reset mechanism of the CMOS memory (11) in case of an alarm.
1	29. an encryption circuit according to claim 15 characterized in that the
2	input/output module (2) comprises:
3	- a microcontroller (6) having an input/output processor (6 ₁) and a PCI
4	interface (6 ₂) integrating DMA channels responsible for executing the data transfers
5	between the host system (HS) and the circuit (1);
6	- a flash memory (7) containing the code of the input/output processor (6 ₁) and
7	a PCI interface (6 ₂) integrating DMA channels responsible for executing the data
8	transfers between the host system (HS) and the circuit (1);
9	- a flash memory (7) containing the code of the input/output processor (6 ₁);
10	and
11	- an SRAM memory (8) that receives a copy of the contents of the flash

memory (7) upon startup of the input/output processor (6_1) .

1

2

1

2

1

2

1	30. An encryption circuit according to claim 15 comprising a serial link (SL)
2	connected to input basic keys through a secure path independent of the dedicated PCI
3	bus, said link adapted to be controlled by the encryption module (3).
1	31. An encryption circuit according to claim 30, characterized in that the
2	serial link (SL) allows downloading of proprietary algorithms into the first engraption

- serial link (SL) allows downloading of proprietary algorithms into the first encryption sub-module (3_1) .
- 32. An encryption circuit as set forth in claim 15 further including a card supporting the circuit.
- 33. An encryption circuit as set forth in claim 18 further including a card supporting the circuit.
- 34. An encryption circuit as set forth in claim 21 further including a card supporting the circuit

IN THE ABSTRACT:

Delete the present Abstract in its entirety and replace with the one attached hereto as Attachment A.

REMARKS

This Preliminary Amendment is made to eliminate informalities in the specification, claims and abstract resulting from a literal translation of the French text, to eliminate the use of multiple dependent claims, and to insert headings to conform the application to U.S. practice.

The present application is believed to be in condition for examination, which action is earnestly solicited.

Respectfully,

MILES & STOCKBRIDGE P.C.

Edward J. Kondracki

Reg. No. 20,604

1751 Pinnacle Drive, Suite 500 McLean VA 22102-3833 Telephone: (703) 618-8627 #9124104 v1

10

ABSTRACT

An encryption circuit (1) for simultaneously processing various encryption algorithms, the circuit being capable of being coupled with a host system (HS) hosted by a computing machine. The circuit (1) comprises an input/output module (2), responsible for the data exchanges between the host system (HS) and the circuit via a dedicated bus (PCI), an encryption module (3) coupled with the input/output module (2), in charge of the encryption and decryption operations as well as the storage of all of the circuit's sensitive information; and isolation means (4) between the input/output module (2) and the encryption module (3), making the sensitive information stored in the encryption module (3) inaccessible to the host system (HS), and ensuring the parallelism of the operations performed by the input/output module (2) and the encryption module (3). The circuit is supported on a peripheral component interconnect (PCI) card. The circuit is specifically adapted to provide "hardware" protection of computer servers or stations.

Attachment A to Preliminary Amendment filed November 7, 2000 in the name of LeQuere

25

30

5

ARCHITECTURE OF AN ENCRYPTION CIRCUIT IMPLEMENTING VARIOUS TYPES OF ENCRYPTION ALGORITHMS SIMULTANEOUSLY WITHOUT A LOSS OF PERFORMANCE

The present invention applies to the field of encryption, and more particularly, relates to an architecture of an encryption circuit implementing various types of encryption algorithms simultaneously.

This architecture is embodied by a circuit supported by a PCI (Peripheral Component Interconnect) card, and makes it possible to implement various encryption algorithms in parallel, without a loss of performance in a machine (server or station). It also plays the role of a vault in which the secret elements (keys and certificates) required for any electronic encryption function are stored.

The increased need for performance in cryptography, combined with the need for inviolability has led the manufacturers of security systems to favor hardware solutions in the form of additional cards.

Such a card, coupled with a server, constitutes the hardware security element of the server.

There are known implementations of security architectures based on ASIC (Application Specific Integrated Circuit) components, which entail high development costs for a solution that remains inflexible, both on the manufacturer end and on the user end.

Furthermore, there is no architecture existing today that is capable of executing a set of algorithms simultaneously with a guaranteed throughput for each of them.

The object of the invention is specifically to eliminate the aforementioned drawbacks and to meet the market's new demands for security.

To this end, the subject of the invention is an architecture of an encryption circuit simultaneously processing various encryption algorithms, the circuit being capable of being coupled with a host system hosted by a computing machine.

According to the invention, the circuit comprises:

- an input/output module responsible for the data exchanges between the host system and the circuit via a PCI bus;

25

5

- isolation means between the input/output module and the encryption module, making the sensitive information stored in the encryption module inaccessible to the host system, and ensuring the parallelism of the operations performed by the input/output module and the encryption module.

The first advantage of the invention is that it allows fast execution of the principal encryption algorithms with two levels of parallelism, a first parallelism of the operations performed by the input/output module and the encryption module, and a second parallelism in the execution of the various encryption algorithms.

Another advantage of the invention is to make invisible to the host system all of the encryption resources made available to the system, and to provide protected storage for secrets such as keys and certificates. The sensitive functions of the card (algorithms and keys) are all located inside the encryption module and are inaccessible from the PCI bus.

The invention also has the advantage of enabling hardware and software implementations of various encryption algorithms to coexist without a loss of performance, while guaranteeing the throughputs of each of them.

It has the further advantage of being scalable by a choice of standard microprocessor and programmable logic technologies, as opposed to more conventional implementations based on specific circuits (ASIC). The invention makes it possible, in particular, to implement proprietary algorithms simply by modifying the code of the encryption processors or by loading a new configuration file for the encryption automata of the encryption module.

Other advantages and characteristics of the present invention will emerge through the reading of the following description, given in reference to the attached figure, which represents a block diagram of an architecture according to the invention.

For simplicity's sake, the encryption/decryption module will hereinafter be called the "encryption module."

The links between each module are all two-way links unless indicated.

The encryption circuit 1 according to the invention hinges on two main modules:

25

5

- an input/output module 2 responsible for the data exchanges between the encryption resources and a host system HS via a PCI bus; and
- an encryption module 3 in charge of the encryption and decryption operations as well as the storage of the secrets.

These two modules 2 and 3, respectively delimited by an enclosing dot-and-dash line, dialogue via a dual-port memory DPR 4 that allows the exchange of data and commands/statuses between the two modules 2 and 3.

A serial link SL controlled by the encryption module 3 also makes it possible to input the basic keys through a secure path SP independent of the normal functional path (PCI bus), thus meeting the requirement imposed by the FIPS140 standard.

This link SL is connected to the card 1 via a module EPLD 5, or "Erasable Programmable Logic Device," coupled between the input/output module 2 and the encryption module 3, that ensures logical consistency between the modules.

The input/output module 2 includes the following elements:

- a microcontroller IOP 6 primarily constituted by a processor 6₁ and by a PCI interface 6₂, integrating DMA (Direct Memory Access) channels. These are channels that are specific, or dedicated, to the processor, through which the data exchanged between the memories passes, and which are coupled with the processor without using the resources of the processor;
- a flash memory 7, which is a memory that saves the stored data without a power source and whose storage capacity is for example 512 kilobytes; and
- an SRAM memory 8, from the abbreviation for "Static Random Access Memory" which is a memory that requires a power source in order to save the data stored in the memory, and whose storage capacity is for example 2 Megabytes.

The data transfers between the encryption module 3 and the host system HS take place simultaneously with the encryption operations performed by the encryption module 3, thus making it possible to optimize the overall performance of the card 1.

The flash memory 7 contains the code of the processor of the microcontroller IOP 6.

At startup, the processor copies the contents of the flash memory 7 into the SRAM memory 8; the code being executed in this memory for better performance.

25

5

The SRAM memory 8 could also be replaced by an SDRAM (Synchronous Dynamic RAM) memory, which is a fast dynamic memory.

The microcontroller IOP 6 is capable of managing this type of memory without a loss of performance.

The choice of the microcontroller depends primarily on the desired performance objectives as well as the total power consumption of the card supporting the circuit, which is generally limited to 25 W (PCI specification).

The dual-port memory DPR 4 provides the isolation between the input/output module 2 and the encryption module 3, thus making the latter inaccessible to the host system HS.

Its storage capacity in the example described is 64 kilobytes. It temporarily stores the data that is to be encrypted or decrypted by the encryption automata of the encryption module 3.

It is divided into two areas:

- a control area, for example of 4 kilobytes, in which the microcontroller IOP 6 writes the control blocks to be sent to the automata; and
- a data area, for example of 60 kilobytes, containing the data to be processed by the automata.

The encryption module 3 includes first and second encryption sub-modules 3_1 and 3_2 , respectively delimited by an enclosing broken line.

The first sub-module 3₁ includes an SCE (Symmetric Cipher Engine) component 9, dedicated to the processing of symmetric encryption algorithms, coupled with the bus of the dual-port memory 4.

The second sub-module 3_2 is dedicated to the processing of asymmetric encryption algorithms.

It is coupled with the bus of the dual-port memory 4, and includes a separate internal bus isolated from the bus of the dual-port memory 4.

It also includes:

- one or two processors CIP 10₁, 10₂, from the abbreviation for "Cipher Processor";
- a processor ACE 10₂, from the abbreviation for "Asymmetric Cipher Processor," which in a variant of embodiment replaces one of the two cipher processors CIP 10₁, 10₂;

25

5

- a CMOS memory 11, for example with a storage capacity of 256 kilobytes, backed up by a battery;
- a flash memory PROM 12, from the abbreviation for "Programmable Read-Only Memory," for example with a storage capacity of 512 kilobytes; and
 - an SRAM memory 13, for example with a storage capacity of 256 kilobytes.

As illustrated in the block diagram of the figure, the SCE component 9 and the CMOS memory 11 are directly coupled with the bus of the dual-port memory DPR 4, while the processors CIP 10₁ and 10₂ and the flash 12 and SRAM 13 memories are coupled with a separate bus isolated from the bus of the dual-port memory DPR 4 by means of a bus isolator 14, also called a bus "transceiver," represented in the figure by a block with two opposing arrows.

The flash memory PROM 12 located in the bus of the processors CIP 10_1 and 10_2 contains all of the software used by the encryption module 3.

The SRAM memory 13 plays two roles:

- it enables the fast execution of the code of the processors CIP 10_1 and 10_2 ; the code is copied into the memory from the flash memory PROM 12 at power up;
- it also makes it possible to store the data temporarily during the execution of the algorithms.

This characteristic of the architecture guarantees the independence of the various encryption automata from one another.

The processor CIP 10₁ and the processor ACE 10₂ both access the dual-port memory DPR 4 in order to read or write the data to be encrypted, but the processing of the algorithms *per se* takes place entirely within their own memory space (internal cache and SRAM 13) without interfering with the SCE component 9.

The SCE component 9 integrates the various symmetric encryption automata (one automaton per algorithm) of the DES, RC4 or other type, as well as a random number generator, not represented.

Each automaton works independently from the others and accesses the dual-port memory DPR 4 in order to read its control block (written by the microcontroller IOP 6) and the corresponding data to be processed.

25

5

The parallelism of the processing thus performed makes it possible to guarantee an optimal throughput for each algorithm even when the automata are used simultaneously.

The only limitation on the processing is imposed by access to the dual-port memory DPR 4, which is shared by all of the automata.

The bandwidth of the data bus to this memory must therefore be greater than the sum of the throughputs of each algorithm in order not to limit their performance.

The SCE component 9 is produced using a programmable technology that is also known as FPGA, or "Field Programmable Gate Array," which is a programmable circuit or chip having a high logic gate density, which provides all of the flexibility required to implement new algorithms, including proprietary algorithms, on demand.

The configuration data for this component is contained in the flash memory PROM 12, and is loaded into the SCE component 9 at power up under the control of the processor CIP 10₁.

The processor CIP 10₁, using given programming software, implements the algorithms not implemented in the SCE component 9. It also implements asymmetric algorithms of the RSA type with or without the help of the specialized automaton implemented by the processor ACE 10₂.

It performs the initialization of the security parameters (keys) via the serial link SL.

The utilization of a high-performance processor at this level guarantees optimal performance in the execution of the algorithms as well as great flexibility for the implementation of additional algorithms.

As a result of this processor, it is also possible to download proprietary algorithms via the serial link SL.

According to a first embodiment, two processors CIP 101 and 102 are implemented:

One of them 10_1 is required for the execution of the of the RSA algorithm; the other 10_2 implements the algorithms not yet supported by the SCE component 9.

According to a second embodiment, there is only one processor CIP 10_1 assisted by a processor ACE 10_2 that replaces one of the two processors CIP 10_1 and 10_2 of the first embodiment, and which implements, in programmable logic, the intensive calculation linked to the protocol of the RSA algorithm.

All of the required algorithms are implemented in programmable logic in automata of the SCE component 9.

This component is produced in programmable FPGA technology.

The CMOS memory 11 contains the keys and other secrets of the card 1. It is backed up by a battery and protected by various known security mechanisms SM 15 which, in case of abnormalities, translate them as an intrusion attempt and erase its contents.

These abnormalities are for example due to:

- an abnormal increase or decrease in the temperature;
- an abnormal increase or decrease in the supply voltage;
- a disencryption of the card;
- a physical intrusion attempt (on the card end or the host system end);
- etc.

Each of the above events triggers an alarm signal that acts on the reset mechanism of the CMOS memory 11.

CLAIMS

••	
1.	Architecture of an encryption circuit (1) simultaneously processing various
encryption al	gorithms, the circuit being capable of being coupled with a host system (HS) hosted
by a computi	ng machine, characterized in that the circuit comprises:
- an ir	nput/output module (2), responsible for the data exchanges between the host system
(HS) and the	circuit (1) via a dedicated bus (PCI),
- an e	ncryption module (3) coupled with the input/output module (2), in charge of the
encryption ar	nd decryption operations as well as the storage of all of the circuit's sensitive
information (1); and
- isola	ation means (4) between the input/output module (2) and the encryption module (3),
making the s	ensitive information stored in the encryption module (3) inaccessible to the host
system (HS)	and ensuring the parallelism of the operations performed by the input/output
module (2) a	nd the encryption module (3).
2.	Architecture according to claim 1, characterized in that the isolation means of the
circuit (1) co	mprises a double-port memory (4) coupled between the input/output module (2) and
the encryptic	on module (3), including its own bus and simultaneously handling the exchange of
data, comma	nds and statuses between the two modules (2 and 3), and the isolation between the
two modules	s (2 and 3).
3.	Architecture according to either of claims 1 and 2, characterized in that the
encryption n	nodule (3) comprises:
- a fi	rst encryption sub-module (3 ₁), dedicated to the processing of symmetric encryption
algorithms,	coupled with the bus of the dual port memory (4);
- a se	econd encryption sub-module (3 ₂), dedicated to the processing of asymmetric
encryption a	lgorithms (40) coupled with the bus of the dual-port memory (4) and including a
separate inte	ernal bus isolated from the bus of the dual-port memory (4); and

port memory containing the encryption keys.

- a CMOS memory (11) coupled with the dual-port memory (4) via the bus of the dual-

4. Architecture according to claim 3, characterized in that the first encryption sub-
module (3 ₁) comprises an encryption component (9) coupled with the dual-port memory (4) via
the bus of the memory (4), comprising various encryption automata, respectively dedicated to the
processing of symmetric encryption algorithms, and in that the second encryption sub-module
(3 ₂) comprises at least two encryption processors (10 ₁ and 10 ₂), respectively dedicated to the
processing of asymmetric encryption algorithms, coupled with the encryption module (9) via the
internal bus of the second sub-module (32), which is isolated from the bus of the dual port
memory by a bus isolator (14).

- 5. Architecture according to claim 4, characterized in that both processors (10_1) and (10_2) of the encryption module (3) are of the CIP type.
- 6. Architecture according to claim 4, characterized in that one (10_1) of the encryption processors $(10_1 \text{ and } 10_2)$ is of the CIP type, and in that the other (10_2) is of the ACE type.
- 7. Architecture according to claim 4, characterized in that the encryption processor (10₂) of the ACE type is produced in programmable FPGA technology.
- 8. Architecture according to any of claims 4 through 7, characterized in that the encryption module (9) is of the SCE type.
- 9. Architecture according to claim 8, characterized in that the encryption module (9) is produced in programmable FPGA technology.
 - 10. Architecture according to any of claims 3 through 9, characterized in that the second encryption sub-module (3_2) also comprises a flash memory PROM (12) and an SRAM memory (13) coupled with the internal bus of the sub-module (3_2) .

1

2

3

1

2

- 11. Architecture according to any of claims 3 through 10, characterized in that the CMOS memory (11) is protected by security mechanisms (15) that trigger the reset mechanism of the CMOS memory (11) in case of an alarm.
- 12. Architecture according to any of claims 1 through 11, characterized in that the input/output module (2) comprises:
- a microcontroller (6) comprising an input/output processor (6₁) and a PCI interface (6₂) integrating DMA channels responsible for executing the data transfers between the host system (HS) and the circuit (1);
 - a flash memory (7) containing the code of the input/output processor (6₁); and
- an SRAM memory (8) that receives a copy of the contents of the flash memory (7) at the startup of the input/output processor (6_1) .
- 13. Architecture according to any of the preceding claims, comprising a serial link (SL) that makes it possible to input basic keys through a secure path independent of the PCI bus, characterized in that the link is controlled by the encryption module (3).
- 14. Architecture according to claim 13, characterized in that the serial link (SL) allows the downloading of proprietary algorithms into the first encryption sub-module (3₁).

ABSTRACT

Architecture of an encryption circuit (1) simultaneously processing various encryption algorithms, the circuit being capable of being coupled with a host system (HS) hosted by a computing machine. The circuit (1) comprises an input/output module (2), responsible for the data exchanges between the host system (HS) and the circuit via a dedicated bus (PCI), an encryption module (3) coupled with the input/output module (2), in charge of the encryption and decryption operations as well as the storage of all of the circuit's sensitive information; and isolation means (4) between the input/output module (2) and the encryption module (3), making the sensitive information stored in the encryption module (3) inaccessible to the host system (HS), and ensuring the parallelism of the operations performed by the input/output module (2) and the encryption module (3).

The applications specifically include the "hardware" protection of computer servers or stations.

ONE FIGURE

Docket: T2147-906625

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

: Examiner:

Patrick LEQUERE

Group Art Unit:

Serial No.:

:

Filed: Concurrently Herewith

:

For: Architecture of an encryption Circuit

Implementing Various Types of

Encryption Algorithms Simultaneously:

Without a Loss of Performance

: McLean, Virginia

November 7, 2000

PROPOSED DRAWING CHANGES

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Applicant requests approval of the drawing correction shown in red on

the attached sheet of drawing showing FIG. 1.

Approval is earnestly solicited.

Respectfully,


MILES & STOCKBRIDGE P.C.

Edward J. Kondracki


Reg. No. 20,604

1751 Pinnacle Drive, Suite 500 McLean VA 22102-3833 Telephone (703) 610-8627 #9124178 v1





14 . . .



Declaration and Power of Attorney For Patent Application Declaration Pour Demandes de Brevets Avec Pouvoirs

French Language Declaration

En tant qu' inventeur nomme ci-après, Je déclare par le présent acte que:	As a below named inventor, I hereby declare that:
Mon nom, mon domicile, mon adresse postale, ma nationalité sont ceux qui figurent ci-après,	My residence, post office address and citizenship are as stated below next to my name,
Je déclare que je crois être l'inventeur original, premier et unique (si un seul nom figure sur le présent acte) ou un des co-inventeurs, originaux et premiers (si plusieurs noms figurent sur le present acte) du sujet revendiqué et pour liquel un brevet est demande sur la base de l'invention intitulée:	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
Architecture d'un circuit de chiffrement mettant en oeuvre différents types d'algorithmes de chiffrement simultanément sans perte de performance	
dont la description	the specification of which
(cocher la case correspondante)	(check one)
🛛 est annexée au présent acte.	s attached hereto.
a été déposée	was filed on as
Numéro de série de la demande	Application Serial No.
et modifiée le(si approprié)	and was amended on(if applicable)
Je déclare par le présent acte avoir examiné et compris le contenu de la description identifiée ci-dessus, revendications y compris, et le cas écheant telle que modifiée par l'amend- ment cité plus haut.	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
Je reconnais le devoir de divulguer l'information qui est en rapport avec l'examen de cette demande selon Titre 37 du Code des Reglements Fédéraux §1.56(a).	I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

Page 1 of 3

French Language Declaration

Je revendique par le présent acte le bénéfice de priorité étrangère selon Titre 35, du Code des Etats-Unis, §119 de toute demande de brevet ou d'attestation d'inventeur énumérée ci-après, et j'ai identifié également ci-après toute demande étrangère de brevet ou d'attestation d'inventeur ayant une date de dépôt antérieure à celle de la demande pour laquelle la priorité est revendiquée.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior foreign appli				<u>Droit de</u>	
	revet anterieure(s) d		-	revend	diqué
FR 9914067	France	09 11 199		- X	No
Number) Numéro)	(Country) (Pays)	(Day/Month/Year (Jour/Mois/Anné		Oui	Nor
Number)	(Country)	(Day/Month/Yea	r Filed)	- Yes	No
Numéro)	(Pays)	(Jour/Mois/Anné	e de dépôt)	Qui	No
Number) Numéro)	(Country) (Pays)	(Day/Month/Yea (Jour/Mois/Anné		Yes Oui	No No
du Code des Etats ricaines énumérés de chacune des ri divulgué dans la d dèfinie par le pres	s-Unis, §120 de toute e(s) ci-après et, dans evendications de cet emande américaine mier paragraphe de	énéfice selon Titre 35 e(s) demande(s) amé- la mesure où le sujet te demande n'est pas antérieure, de la façon Titre 35 du Code des	I hereby claim the benefit und §120 of any United States a insofar as the subject matte application is not disclosed in cation in the manner provide 35, United States Code, §1	application(s) listed by rof each of the claim the prior United State by the first paragrafic, I acknowledge the properties of the control of the prior that	pelow an ms of the ates app aph of Tithe he duty
du Code des Etats ricaines énumérés de chacune des ri divulgué dans la d dèfinie par le pres Etats-Unis, §112, mation pertinente Fédéraux, §1.56(s la date de dépôt d	s-Unis, §120 de toute e(s) ci-après et, dans evendications de cet emande américaine mier paragraphe de je reconnais le devo selon Titre 37 du (a), toute information	e(s) demande(s) amé- la mesure où le sujet te demande n'est pas antérieure, de la façon Titre 35 du Code des bir de divulguer l'infor- code des Réglements qui se présente entre ure et la date de dépôt	§120 of any United States a insofar as the subject matte application is not disclosed in cation in the manner provide	application(s) listed by r of each of the claim the prior United State by the first paragrass, I acknowledge the as defined in Title 31 which occurred be action and the nation	pelow an ms of the ates appaid of Tithe duty 7, Code atween the ms.
du Code des Etats ricaines énumérée de chacune des ri divulgué dans la d dèfinie par le pres Etats-Unis, §112, mation pertinente Fédéraux, §1.56(s la date de dépôt d	s-Unis, §120 de toute e(s) ci-après et, dans evendications de cet emande américaine mier paragraphe de je reconnais le devo selon Titre 37 du (a), toute information e la demande antérie oit nationale, soit int	e(s) demande(s) amé- la mesure où le sujet te demande n'est pas antérieure, de la façon Titre 35 du Code des bir de divulguer l'infor- code des Réglements qui se présente entre ure et la date de dépôt	§120 of any United States a insofar as the subject matte application is not disclosed in cation in the manner provide 35, United States Code, §1 disclose material information Federal Regulations, §1.56(a filling date of the prior applic	application(s) listed by r of each of the claim the prior United State by the first paragrass, I acknowledge the as defined in Title 31 which occurred be action and the nation	pelow an ms of the ates apply the duty 7, Code etween the all or PC

Je déclare par le présent acte que toutes mes déclarations, à ma connaissance, sont vraies et que toutes les déclarations faites à partir de renseignements ou de suppositions, sont tenues pour être vraies; de plus, toutes ces declarations ont été faites en sachant que de fausses déclarations volontaires u autres actes de même nature sont sanctionées par une amende ou un emprisonnement, ou les deux, selon la Section 1001, du Titre 18 de Code des Etats-Unis et que de selles déclarations délibérément fausses peuvent compromettre la validité de la demande ou du brevet délivré.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Page 2 of 3

French Language Declaration

POUVOIR: En tant qu'inventeur, je désigne l'(les) avocat(s) et/ou l'(les) agent(s) suivant(s) pour poursuivre la procédure de cette demande et traiter toute affaire la concernant supris du Bureau des Brevets et de Marques:

Harold L. Stowell, Reg. 17,233 Edward J. Kondracki, Reg. 20,604 Dennis P. Clarke, Reg. 22,549 William L. Feeney, Reg. 29,918 John C. Kerins, Reg. 32,421 POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Harold L. Stowell, Reg. 17,233 Edward J. Kondracki, Reg. 20,604 Dennis P. Clarke, Reg. 22,549 William L. Feeney, Reg. 29,918 John C. Kerins, Reg. 32,421

Adresser toure correspondance à:

Edward J. Kondracki, Esq. KERKAM, STOWELL, KONDRACKI

& CLARKE, P.C.

5203 Leesburg Pike, Suite 600

Falls Church, VA 22041

Adresser toute communication téléphonique à:

₹Nom) (Numéro de téléphone)

m

T

Edward J. Kondracki, Esq.

(703) 998-3302

Send Correspondence to:

Edward J. Kondracki, Esq. KERKAM, STOWELL, KONDRACKI

& CLARKE, P.C.

5203 Leesburg Pike, Suite 600

Falls Church, VA 22041

Direct Telephone Calls to: (name and telephone number)

Edward J. Kondracki, Esq. (703) 998-3302

Full name of sole or first inventor Nom complet du seul ou premier inventeur LE QUERE Patrick Inventor's signature Signature de l'inventeur 30 Novembre 1999 Residence 14, allée Pierre Ronsard 91140 VILLEBON sur YVETTE FRANCE Citizenship Nationalité Française Post Office Address Adresse Postale 14, allée Pierre Ronsard 91140 VILLEBON sur YVETTE FRANCE Full name of second joint inventor, if any Nom complet du second co-inventeur, le cas echeant Date Second Inventor's signature Date Signature de l'inventeur Residence Domicile Citizenship Nationalité Post Office Address Adresse Postale

(Fournir les mêmes renseignements et la signature de tout co-inventeur supplémentaire.)

(Supply similar information and signature for third and subsequent joint inventors.)

Page 3 of 3